# FAIRCHILD

SEMICONDUCTOR

# 74LVQ174 Low Voltage Hex D-Type Flip-Flop with Master Reset

#### **General Description**

#### Features

The LVQ174 is a high-speed hex D-type flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops.

- Ideal for low power/low noise 3.3V applications
  Guaranteed simultaneous switching noise level and
- dynamic threshold performance

February 1992

Revised June 2001

- Guaranteed pin-to-pin skew AC performance
- Guaranteed incident wave switching into  $75\Omega$

#### **Ordering Code:**

Order Number	Package Number	Package Description			
74LVQ174SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
74LVQ174SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.					

. . . . .



# Connection Diagram



### **Pin Descriptions**

Pin Names	Description
D <sub>0</sub> -D <sub>5</sub>	Data Inputs
CP	Clock Pulse Input
MR	Master Reset Input
Q <sub>0</sub> –Q <sub>5</sub>	Outputs

#### IEEE/IEC MR A R CP C1 D0 1D 00 D1 00 D2 02 D3 04 D4 04 D5 04 D5

© 2001 Fairchild Semiconductor Corporation DS011353

#### **Functional Description**

The LVQ174 consists of six edge-triggered D-type flip-flops with individual <u>D</u> inputs and Q outputs. The Clock (CP) and Master Reset ( $\overline{\text{MR}}$ ) are common to all flip-flops. Each D input's state is transferred to the corresponding flip-flop's output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the Master Reset ( $\overline{\text{MR}}$ ) will force all outputs LOW independent of Clock or Data inputs. The LVQ174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

#### **Truth Table**

	Output		
MR	СР	D	Q
L	Х	Х	L
Н	~	Н	н
н	~	L	L
Н	L	Х	Q

L = LOW Voltage Level

X = Immaterial

∠ = LOW-to-HIGH Transition





 $\dot{a}_5$   $\dot{a}_4$   $\dot{a}_3$   $\dot{a}_2$   $\dot{a}_1$ Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	$-0.5 V$ to $V_{CC} + 0.5 V$
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Source	
or Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
(I <sub>CC</sub> or I <sub>GND</sub> )	±200 mA
Storage Temperature (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
DC Latch-Up Source or	
Sink Current	±100 mA

#### Recommended Operating Conditions (Note 2)

Supply Voltage (V <sub>CC</sub> )	2.0V to 3.6V
Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 3.0V	125 mV/ns

74LVQ174

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	$V_{CC}$ $T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
Symbol	ynibol Faranieter		Typ Gua		aranteed Limits	onns	Conditions	
V <sub>IH</sub>	Minimum High Level Input Voltage	3.0	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V <sub>IL</sub>	Maximum Low Level Input Voltage	3.0	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V <sub>OH</sub>	Minimum High Level	3.0	2.99	2.9	2.9	V	I <sub>OUT</sub> = -50 μA	
	Output Voltage	3.0		2.58	2.48	V	$V_{IN} = V_{IL} \text{ or } V_{IH} \text{ (Note 3)}$ $I_{OH} = -12 \text{ mA}$	
V <sub>OL</sub>	Maximum Low Level	3.0	0.002	0.1	0.1	V	I <sub>OUT</sub> = 50 μA	
	Output Voltage	3.0		0.36	0.44	V	$V_{IN} = V_{IL} \text{ or } V_{IH} \text{ (Note 3)}$ $I_{OL} = 12 \text{ mA}$	
I <sub>IN</sub>	Maximum Input Leakage Current	3.6		±0.1	±1.0	μΑ	$V_I = V_{CC},$ GND	
I <sub>OLD</sub>	Minimum Dynamic (Note 4)	3.6			36	mA	V <sub>OLD</sub> = 0.8V Max (Note 5)	
I <sub>OHD</sub>	Output Current	3.6			-25	mA	V <sub>OHD</sub> = 2.0V Min (Note 5)	
I <sub>CC</sub>	Maximum Quiescent Supply Current	3.6		4.0	40.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3	0.7	0.8		V	(Note 6)(Note 7)	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3	-0.6	-0.8		V	(Note 6)(Note 7)	
V <sub>IHD</sub>	Maximum High Level Dynamic Input Voltage	3.3	1.8	2.0		V	(Note 6)(Note 8)	
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage	3.3	1.6	0.8		V	(Note 6)(Note 8)	

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: Incident wave switching on transmission lines with impedances as low as 75Ω for commercial temperature range is guaranteed.

Note 6: Worst case package.

Note 7: Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V; one output at GND.

Note 8: Max number of Data Inputs (n) switching. (n - 1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{IHD}$ ), f = 1 MHz.

# **AC Electrical Characteristics**

			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
Symbol	Parameter	V <sub>cc</sub>						
		(V)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock	2.7	60	90		50		MHz
	Frequency	$3.3\pm 0.3$	90	100		70		
t <sub>PLH</sub>	Propagation Delay	2.7	2.0	10.8	16.2	1.5	18.0	ns
	CP to Q <sub>n</sub>	$3.3\pm 0.3$	2.0	9.0	11.5	1.5	12.5	115
t <sub>PHL</sub>	Propagation Delay	2.7	2.0	10.2	15.5	1.5	17.0	ns
	CP to Q <sub>n</sub>	$3.3\pm 0.3$	2.0	8.5	11.0	1.5	12.0	
t <sub>PHL</sub>	Propagation Delay	2.7	2.5	10.8	16.2	2.0	18.0	
	MR to Q <sub>n</sub>	$3.3\pm 0.3$	2.5	9.0	11.5	2.0	12.5	ns
t <sub>OSHL</sub> ,	Output to	2.7		1.0	1.5		1.5	
tOSLH	Output Skew (Note 9)	$3.3\pm0.3$		1.0	1.5		1.5	ns

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

# **AC Operating Requirements**

			T <sub>A</sub> =	: + <b>25°C</b>	$T_A=-40^\circ C$ to $+85^\circ C$		
Symbol	Parameter	V <sub>cc</sub>	$C_L = 50 \text{ pF}$		$C_L = 50 \text{ pF}$	Units	
		(V)	Тур	Guaran	teed Minimum		
t <sub>S</sub>	Setup Time, HIGH or LOW	2.7	3.0	8.0	10.0		
	D <sub>n</sub> to CP	$3.3\pm 0.3$	2.5	6.5	7.0	ns	
t <sub>H</sub>	Hold Time, HIGH or LOW	2.7	1.2	4.0	4.5	ns	
	D <sub>n</sub> to CP	$3.3\pm 0.3$	1.0	3.0	3.0		
t <sub>W</sub>	MR Pulse Width, LOW	2.7	1.2	7.0	10.0		
		$\textbf{3.3}\pm\textbf{0.3}$	1.0	5.5	7.0	ns	
t <sub>W</sub>	CP Pulse Width	2.7	1.2	7.0	10.0		
		$\textbf{3.3}\pm\textbf{0.3}$	1.0	5.5	7.0	ns	
t <sub>REC</sub>	Recovery Time	2.7	0	3.5	3.5		
	MR to CP	$3.3\pm0.3$	0	2.5	2.5	ns	

# Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = Open
C <sub>PD</sub> (Note 10)	Power Dissipation Capacitance	23	pF	V <sub>CC</sub> = 3.3V

Note 10: C<sub>PD</sub> is measured at 10 MHz.



