

CY7C1049CV33

512K x 8 Static RAM

Features

- High speed
- t_{AA} = 10 ns
 Low active power
- 324 mW (max.)
- 2.0V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features

Functional Description^[1]

The CY7C1049CV33 is a high-performance CMOS Static RAM organized as 524,288 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (\overline{CE}), an active LOW Output Enable (\overline{OE}), and three-state drivers.

<u>Writing</u> to the device is accomplished by taking Chip Enable $\overline{(CE)}$ and Write Enable $\overline{(WE)}$ inputs LOW. Data on the eight I/O pins $(I/O_0 \text{ through } I/O_7)$ is then written into the location specified on the address pins $(A_0 \text{ through } A_{18})$.

Reading from the device is accomplished by taking Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing Write Enable ($\overline{\text{WE}}$) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O₀ through I/O₇) are placed in <u>a</u> high-impedance state when the device is deselected (\overline{CE} HIGH), the <u>outputs</u> are disabled (\overline{OE} HIGH), or during a Write operation (\overline{CE} LOW, and \overline{WE} LOW).

The CY7C1049CV33 is available in standard 400-mil-wide 36-pin SOJ package and 44-pin TSOP II package with center power and ground (revolutionary) pinout.



Selection Guide

		-8 ^[2]	-10	-12	-15	Unit
Maximum Access Time		8	10	12	15	ns
Maximum Operating Current	Commercial	100	90	85	80	mA
	Industrial	110	100	95	90	mA
Maximum CMOS Standby Current	Commercial / Industrial	10	10	10	10	mA

Notes:

For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.
 Shaded areas contain advance information.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C	2
Ambient Temperature with	
Power Applied55°C to +125°C)
Supply Voltage on V _{CC} to Relative $GND^{[3]}$ –0.5V to +4.6V	/

DC Ir [3]

DC Input Voltage ^[3] 0.5V	to V_{CC} + 0.5V
Current into Outputs (LOW)	20 mA

Operating Range

Range	Ambient Temperature	V _{cc}
Commercial	0°C to +70°C	$3.3V\pm0.3V$
Industrial	–40°C to +85°C	

Electrical Characteristics Over the Operating Range

Parame-				-8	-8 ^[2]		0	-12		-15		
ter	Description	Test Condit	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.; I_{OH} = -$	4.0 mA	2.4		2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min.,; I _{OL} = 8	.0 mA		0.4		0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.0	V _{CC} + 0.3	V						
V _{IL}	Input LOW Voltage ^[3]			-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Load Current	$GND \le V_1 \le V_{CC}$		-1	+1	-1	+1	-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC},$ Output Disabled		-1	+1	-1	+1	-1	+1	-1	+1	μA
I _{CC}	V _{CC} Operating	V _{CC} = Max.,	V _{CC} = Max., Comm'l		100		90		85		80	mA
	Supply Current	$f = f_{MAX} = 1/t_{RC}$	Ind'l		110		100		95		90	mA
I _{SB1}	Automatic CE Power-down Current —TTL Inputs	$\begin{array}{l} \text{Max. } V_{\text{CC}}, \overline{\text{CE}} \geq V_{\text{IH}}; V_{\text{IN}} \geq V_{\text{IH}} \text{ or} \\ V_{\text{IN}} \leq V_{\text{IL}}, \ f = f_{\text{MAX}} \end{array}$			40		40		40		40	mA
I _{SB2}	Automatic CE Power-down Current —CMOS Inputs	$\begin{array}{c c} \underline{\text{Max. }} V_{\text{CC}}, & \text{Com'l/Ind'l} \\ \hline \hline CE \geq V_{\text{CC}} - 0.3V, \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.3V, \\ \text{or } V_{\text{IN}} \leq 0.3V, \ \text{f} = 0 \end{array}$			10		10		10		10	mA

Capacitance^[4]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C _{OUT}	I/O Capacitance	$V_{CC} = 3.3V$	8	pF

AC Test Loads and Waveforms^[5]



Notes:

 $V_{IL}\xspace$ (min.) = –2.0V for pulse durations of less than 20 ns. 3.

4.

Tested initially and after any design or process changes that may affect these parameters. AC characteristics (except High-Z) for all 8-ns and 10-ns parts are tested using the load conditions shown in Figure (a). All other speeds are tested using the Thevenin load shown in Figure (b). High-Z characteristics are tested for all speeds using the test load shown in Figure (d). 5.



AC Switching Characteristics^[6] Over the Operating Range

		-8	[2]	-10		-12		-15		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle	•									
t _{power} [7]	V_{CC} (typical) to the first access	1		1		1		1		μs
t _{RC}	Read Cycle Time	8		10		12		15		ns
t _{AA}	Address to Data Valid		8		10		12		15	ns
t _{OHA}	Data Hold from Address Change	3		3		3			3	ns
t _{ACE}	CE LOW to Data Valid		8		10		12		15	ns
t _{DOE}	OE LOW to Data Valid		4		5		6		7	ns
t _{LZOE}	OE LOW to Low-Z	0		0		0		0		ns
t _{HZOE}	OE HIGH to High-Z ^[8, 9]		4		5		6		7	ns
t _{LZCE}	CE LOW to Low-Z ^[9]	3		3		3		3		ns
t _{HZCE}	CE HIGH to High-Z ^[8, 9]		4		5		6		7	ns
t _{PU}	CE LOW to Power-up	0		0		0		0		ns
t _{PD}	CE HIGH to Power-down		8		10		12		15	ns
Write Cycle [[]	10, 11]									
t _{WC}	Write Cycle Time	8		10		12		15		ns
t _{SCE}	CE LOW to Write End	6		7		8		10		ns
t _{AW}	Address Set-up to Write End	6		7		8		10		ns
t _{HA}	Address Hold from Write End	0		0		0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		0		0		ns
t _{PWE}	WE Pulse Width	6		7		8		10		ns
t _{SD}	Data Set-up to Write End	4		5		6		7		ns
t _{HD}	Data Hold from Write End	0		0		0		0		ns
t _{LZWE}	WE HIGH to Low-Z ^[9]	3		3		3		3		ns
t _{HZWE}	WE LOW to High-Z ^[8, 9]		4		5		6		7	ns

Switching Waveforms

Read Cycle No. 1^[12, 13]



Notes:

- 6. 7.
- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. t_{POWER} gives the minimum amount of time that the power supply should be at stable, typical V_{CC} values until the first memory access can be performed. t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
- 8.
- t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of s pF as in part (a) of AC lest Loads. Iransition is measured ±00 mV from steady-state voltage.
 At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.
 The internal Write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE nust be LOW to initiate a Write, and the transition of either of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
 The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.
 Device is continuously selected. OE, CE = V_{IL}.
 WE is HIGH for Read cycle.



Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled)^[13, 14]



Write Cycle No. 1(WE Controlled, OE HIGH During Write)^[15, 16]



Notes:

Address valid prior to or coinci<u>dent with CE</u> transition LOW.
 Data I/O is high-impedance if OE = <u>V_I</u>.
 If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
 During this period the I/Os are in the output state and input signals should not be applied.



Switching Waveforms (continued)

Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)^[16]



Truth Table

CE	OE	WE	I/O ₀ -I/O ₇	Mode	Power
Н	Х	Х	High-Z	Power-down	Standby (I _{SB})
L	L	Н	Data Out	Read	Active (I _{CC})
L	Х	L	Data In	Write	Active (I _{CC})
L	Н	Н	High-Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1049CV33-10VC	V36	36-lead (400-Mil) Molded SOJ	Commercial
	CY7C1049CV33-10ZC	Z44	44-pin TSOP II	
	CY7C1049CV33-10VI	V36	36-lead (400-Mil) Molded SOJ	Industrial
	CY7C1049CV33-10ZI	Z44	44-pin TSOP II	
12	CY7C1049CV33-12VC	V36	36-lead (400-Mil) Molded SOJ	Commercial
	CY7C1049CV33-12ZC	Z44	44-pin TSOP II	
	CY7C1049CV33-12VI	V36	36-lead (400-Mil) Molded SOJ	Industrial
	CY7C1049CV33-12ZI	Z44	44-pin TSOP II	
15	CY7C1049CV33-15VC	V36	36-lead (400-Mil) Molded SOJ	Commercial
	CY7C1049CV33-15ZC	Z44	44-pin TSOP II	
	CY7C1049CV33-15VI	V36	36-lead (400-Mil) Molded SOJ	Industrial
	CY7C1049CV33-15ZI	Z44	44-pin TSOP II	



Package Diagrams



All product and company names mentioned in this document may be the trademarks of their respective holders.

Document #: 38-05006 Rev. *B

© Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfurnion or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems where a malfurne as lirities all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.



Document History Page

Document Title: CY7C1049CV33 512K x 8 Static RAM Document Number: 38-05006						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	112569	03/06/02	HGK	New Data Sheet		
*A	114091	04/25/02	DFP	Changed Tpower unit from ns to µs		
*В	116479	09/16/02	CEA	Add applications foot note to data sheet, page 1.		