

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



April 2016

FDMD8540L

Dual N-Channel PowerTrench[®] MOSFET Q1: 40 V, 156 A, 1.5 m Ω Q2: 40 V, 156 A, 1.5 m Ω

Features

Q1: N-Channel

- \blacksquare Max $r_{DS(on)}$ = 1.5 m Ω at V_{GS} = 10 V, I_D = 33 A
- Max $r_{DS(on)}$ = 2.2 m Ω at V_{GS} = 4.5 V, I_D = 26 A

Q2: N-Channel

- Max $r_{DS(on)}$ = 1.5 m Ω at V_{GS} = 10 V, I_D = 33 A
- Max $r_{DS(on)}$ = 2.2 m Ω at V_{GS} = 4.5 V, I_D = 26 A
- Ideal for Flexible Layout in Primary Side of Bridge Topology
- 100% UIL Tested
- Kelvin High Side MOSFET Drive Pin-out Capability
- RoHS Compliant



General Description


This device includes two 40V N-Channel MOSFETs in a dual Power (5 mm X 6 mm) package. HS source and LS drain internally connected for half/full bridge, low source inductance package, low $r_{DS(on)}/Qg$ FOM silicon.


Applications

- POL Synchronous Dual
- One Phase Motor Half Bridge
- Half/Full Bridge Secondary Synchronous Rectification









Power 5 x 6

MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted.

Symbol	Parameter			Q1	Q2	Units
V_{DS}	Drain to Source Voltage			40	40	V
V_{GS}	Gate to Source Voltage			±20	±20	V
	Drain Current -Continuous	T _C = 25 °C	(Note 5)	156	156	
	-Continuous	T _C = 100 °C	(Note 5)	99	99	
ΙD	-Continuous	T _A = 25 °C		33 ^{1a}	33 ^{1b}	A
	-Pulsed		(Note 4)	886	886	
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	541	541	mJ
Б	Power Dissipation	T _C = 25 °C		62	62	W
P_{D}	Power Dissipation	T _A = 25 °C		2.3 ^{1a}	2.3 ^{1b}	- vv
T _J , T _{STG}	Operating and Storage Junction Temperature	Range		-55 to	+150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	2.0	2.0	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	55 ^{1a}	55 ^{1b}	C/VV

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMD8540L	FDMD8540L	Power 5 x 6	13 "	12 mm	3000 units

Electrical Characteristics T_J = 25 °C unless otherwise noted.

Symbol	Parameter	Test Conditions	Type	Min.	Тур.	Max.	Units
Off Chai	racteristics						
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V	Q1 Q2	40 40			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25 °C	Q1 Q2		20 20		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 32 V, V _{GS} = 0 V	Q1 Q2			1 1	μА
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20 V, V _{DS} = 0 V	Q1 Q2			±100 ±100	nA

On Characteristics

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	Q1 Q2	1.0 1.0	1.8 1.8	3.0 3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = 250 μA, referenced to 25 °C	Q1 Q2		-6 -6		mV/°C
	r _{DS(on)} Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 33 A			1.25	1.5	mΩ
		$V_{GS} = 4.5 \text{ V}, I_D = 26 \text{ A}$	Q1		1.65	2.2	
r		V_{GS} = 10 V, I_{D} = 33 A, T_{J} = 125 °C			1.7	2.1	
DS(on)		$V_{GS} = 10 \text{ V}, I_D = 33 \text{ A}$			1.25	1.5	
		$V_{GS} = 4.5 \text{ V}, I_D = 26 \text{ A}$	Q2		1.65	2.2	
		V_{GS} = 10 V, I_{D} = 33 A, T_{J} = 125 °C			1.7	2.1	
9 _{FS}	Forward Transconductance	V _{DD} = 5 V, I _D = 33 A	Q1 Q2		178 178		S

Dynamic Characteristics

C _{iss}	Input Capacitance		Q1		5670	7940	pF
ISS	mpat Sapasitarios		Q2		5670	7940	P1
C	Output Capacitance	V _{DS} = 20 V, V _{GS} = 0 V	Q1		1668	2335	pF
C _{oss}	Output Capacitance	f = 1 MHz	Q2		1668	2335	рг
0	Davis Transfer Constitutes		Q1		75	135	
C _{rss}	Reverse Transfer Capacitance		Q2		75	135	pF
D	Gate Resistance		Q1	0.1	1.6	3.2	Ω
R_g	Gale Resistance		Q2	0.1	1.6	3.2	2.2

Switching Characteristics

t _{d(on)}	Turn-On Delay Time		V_{DD} = 20 V, I_{D} = 33 A V_{GS} = 10 V, R_{GEN} = 6 Ω	Q1 Q2	15 15	28 28	ns
t _r	Rise Time	V ₂₂ = 20 V I ₂ = 33 A		Q1 Q2	13 13	24 24	ns
t _{d(off)}	Turn-Off Delay Time			Q1 Q2	51 51	81 81	ns
t _f	Fall Time			Q1 Q2	14 14	25 25	ns
Q _{g(TOT)}	Total Gate Charge	V _{GS} = 0 V to 10 V		Q1 Q2	81 81	113 113	nC
Q _{g(TOT)}	Total Gate Charge	V _{GS} = 0 V to 4.5 V		Q1 Q2	38 38	54 54	nC
Q _{gs}	Gate to Source Charge		V _{DD} = 20 V, I _D =33 A	Q1 Q2	15 15		nC
Q _{gd}	Gate to Drain "Miller" Charge			Q1 Q2	11 11		nC

Electrical Characteristics T_J = 25 °C unless otherwise noted.

Parameter

Drain-	Source Diode Characteristics						
V_{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 33 A	(Note 2)	Q1 Q2	0.8 0.8	1.3 1.3	V
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 2 A	(Note 2)	Q1 Q2	0.7 0.7	1.2 1.2	V
t _{rr}	Reverse Recovery Time	L = 22 A di/dt = 100 A/		Q1 Q2	54 54	86 86	ns
Q _{rr}	Reverse Recovery Charge	I _F = 33 A, di/dt = 100 A/μs		Q1 Q2	38 38	60 60	nC


Test Conditions

Symbol

1. $R_{\theta,JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta,JC}$ is guaranteed by design while $R_{\theta,CA}$ is determined by the user's board design.



a. 55 °C/W when mounted on a 1 in² pad of 2 oz copper



b. 55 °C/W when mounted on a 1 in² pad of 2 oz copper


Min.

Type


Typ.

Max.

Units



c. 155 °C/W when mounted on a minimum pad of 2 oz copper



d. 155 °C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0 %.
- 3. Q1: E_{AS} of 541 mJ is based on starting T_J = 25 °C, L = 3 mH, I_{AS} = 19 A, V_{DD} = 40 V, V_{GS} = 10 V. 100% tested at L = 0.1 mH, I_{AS} = 59 A. Q2: E_{AS} of 541 mJ is based on starting T_J = 25 °C, L = 3 mH, I_{AS} = 19 A, V_{DD} = 40 V, V_{GS} = 10 V. 100% tested at L = 0.1 mH, I_{AS} = 59 A. 4. Pulsed ld please refer to Fig 11 and Fig 24 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

Typical Characteristics (Q1 N-Channel) T_J = 25°C unless otherwise noted.




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

Typical Characteristics (Q1 N-Channel) T_J = 25°C unless otherwise noted.




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q1 N-Channel) T_J = 25°C unless otherwise noted.




Figure 13. Junction-to-Case Transient Thermal Response Curve

Typical Characteristics (Q2 N-Channel) T_J = 25 °C unless otherwise noted.




Figure 14. On- Region Characteristics




Figure 16. Normalized On-Resistance vs. Junction Temperature




Figure 18. Transfer Characteristics




Figure 15. Normalized on-Resistance vs. Drain Current and Gate Voltage




Figure 17. On-Resistance vs. Gate to Source Voltage




Figure 19. Source to Drain Diode Forward Voltage vs. Source Current

7

Typical Characteristics (Q2 N-Channel) T, = 25°C unless otherwise noted.




Figure 20. Gate Charge Characteristics




Figure 22. Unclamped Inductive Switching Capability




Figure 24. Forward Bias Safe Operating Area




Figure 21. Capacitance vs. Drain to Source Voltage




Figure 23. Maximum Continuous Drain Current vs. Case Temperature




Figure 25. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q2 N-Channel) $T_J = 25$ °C unless otherwise noted.








Figure 26. Junction-to-Case Transient Thermal Response Curve










RECOMMENDED LAND PATTERN



NOTES: UNLESS OTHERWISE SPECIFIED

- A) PACKAGE STANDARD REFERENCE: JEDEC REGISTRATION, MO-240, VARIATION AA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.
- F) DRAWING FILE NAME: MKT-PQFN08QREV2



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative