



## **General Description**

The MAX5115/MAX5116 quad, 8-bit, digital-to-analog converters (DACs) feature nonvolatile registers. These nonvolatile registers store the DAC operating modes and output states, allowing the DACs to initialize to specified configurations at power-up.

Precision on-chip output buffers swing rail-to-rail, and provide 8µs settling time. The I2C-compatible, 2-wire serial interface allows for a maximum clock frequency of 400kHz.

The MAX5115 has independent high and low reference inputs allowing maximum output voltage range flexibility. The MAX5116 has single high and low reference inputs for all DACs to minimize trace count and save board space. The reference rails accept voltage inputs that range from ground to the positive supply rail.

The devices operate from a single +2.7V to +5.25V supply and consume 200µA per DAC. A software-controlled power-down mode decreases supply current to less than 25µA. A software-controlled mute mode sets each DAC, or both DACs simultaneously, to their respective REFL\_ voltages. The MAX5116 also includes an asynchronous MUTE input, that drives all DAC outputs simultaneously to their respective REFL voltages.

The MAX5115 is available in a 20-pin QSOP, and the MAX5116 is available in a 16-pin QSOP package. Both devices are specified for operation over the extended (-40°C to +85°C) temperature range.

## **Applications**

Digital Gain and Offset Adjustments Programmable Attenuators Portable Instruments Power-Amp Bias Control ATE Calibration Laser Biasing

Pin Configuration and Typical Operating Circuit appear at end of data sheet.


#### **Features**

- Nonvolatile Registers Initialize DACs to Stored **States**
- ♦ +2.7V to +5.25V Single-Supply Operation
- Quad 8-Bit DACs with Independent High and Low **Reference Inputs**
- ♦ Rail-to-Rail Output Buffers
- ♦ Low 200µA per DAC Supply Current
- **♦** Power-Down Mode Reduces Supply Current to 25µA (max)
- ♦ 400kHz, I<sup>2</sup>C-Compatible, 2-Wire Serial Interface
- **♦** Asynchronous MUTE Input (MAX5116)
- ♦ Small 16-/20-Pin QSOP Packages

### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	REFERENCE INPUTS
MAX5115EEP	-40°C to +85°C	20 QSOP	4
MAX5116EEE	-40°C to +85°C	16 QSOP	1

## Simplified Diagram



### **ABSOLUTE MAXIMUM RATINGS**

(All voltages referenced to GND, unless otherwise noted.)
V <sub>DD</sub> , A0, A1, A2, A3, SCL, SDA, MUTE0.3V to +6.0V
OUT0, OUT1, OUT2, OUT3, REFH0, REFH1, REFH2,
REFH3, REFH, REFL0, REFL1, REFL2, REFL3,
REFL0.3V to (V <sub>DD</sub> + 0.3V)
Maximum Current into Any Pin±50mA

Power Dissipation ( $T_A = +70^{\circ}C$ )		
16-Pin QSOP (derate 8.3mW/°C above	+70°C)	667mW
20-Pin QSOP (derate 9.1mW/°C above	+70°C)	727mW
Operating Temperature Range	40°C	to +85°C
Junction Temperature		+150°C
Storage Temperature Range		
Lead Temperature (soldering, 10s)		+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD}=+2.7V\ to\ +5.25V,\ GND=0,\ REFH_=V_{DD},\ REFL_=GND,\ R_{LOAD}=5k\Omega,\ C_L=100pF,\ T_A=-40^{\circ}C\ to\ +85^{\circ}C,\ unless otherwise noted.$  Typical values are at  $V_{DD}=+3.0V$  and  $T_A=+25^{\circ}C.$ ) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY	'		•			
Resolution			8			Bits
Lote and Nicoline and	INII	Code range 0A hex to F0 hex			±1	1.00
Integral Nonlinearity	INL	Full code range		±2		LSB
Differential Nephine crity (Nets 2)	DNL	Code range 0A hex to F0 hex			±0.5	LSB
Differential Nonlinearity (Note 2)	DINL	Full code range		±1		LOD
Offset Error	ZCE	Code = 0A hex			±20	mV
Offset Temperature Coefficient		Code = 0A hex		±20		μV/°C
Gain Error		Code = F0 hex (Note 3)			±1	LSB
Gain-Error Temperature Coefficient		Code = F0 hex		±0.002		LSB/°C
Power-Supply Rejection Ratio	PSRR	Code = FF hex or 0A hex, V <sub>REFH</sub> _ = 2.5V, V <sub>REFL</sub> _ = 0, f = DC			1	LSB/V
REFERENCE INPUT (REFH_, RE	FL_, REFH, F	REFL)	•			
Input Voltage Range	V <sub>REFH_</sub> , V <sub>REFL_</sub>	VREFH_≥ VREFL_	0		$V_{DD}$	V
		MAX5115	320	460	600	1.0
Input Resistance		MAX5116	80	115	150	kΩ
Input-Resistance Temperature Coefficient				±35		ppm/°C
Input Capacitance				10		pF
DAC OUTPUTS (OUT_)						
Load Regulation		Code = F0 hex, $R_{LOAD} \ge 5k\Omega$		±0.5	±1	LSB
Output Leakage		DAC powered down, not muted			±10	μΑ
mplifier Output Resistance		$0.5V \le V_{OUT} \le (V_{DD} - 0.5V)$		0.5		Ω
DIGITAL INPUTS (A_, MUTE)						
Input High Voltage (Note 4)	VIH	2.7V ≤ V <sub>DD</sub> < 3.6V	0.7 x V <sub>DD</sub>		_	V
		3.6V ≤ V <sub>DD</sub> ≤ 5.25V	2.52			1

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD}=+2.7V~to~+5.25V,~GND=0,~REFL\_=~GND,~R_{LOAD}=5k\Omega,~C_{L}=100pF,~T_{A}=-40^{\circ}C~to~+85^{\circ}C,~unless~otherwise~noted.~Typical~values~are~at~V_{DD}=+3.0V~and~T_{A}=+25^{\circ}C.)~(Note~1)$ 

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
Input Low Voltage (Note 4)	VIL	2.7V ≤ V <sub>DD</sub> < 3.6V				0.3 x V <sub>DD</sub>	V
		$3.6V \le V_{DD} \le 5.25V$				1.1	
Input Hysteresis	V <sub>HYS</sub>				0.05 x V <sub>DD</sub>		V
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = 0$ or $V_{DD}$				±1	μΑ
Input Capacitance	CIN				10		pF
DIGITAL OUTPUT (SDA)							
Output Low Voltage	V <sub>OL</sub>	ISINK = 3mA ISINK = 6mA				0.4	V
Tri-State Leakage	IL					±1	μΑ
Tri-State Output Capacitance	Cout				15		pF
DYNAMIC PERFORMANCE				1			
SCL to OUT_Settling	tcos	(Note 5)			8		μs
Crosstalk		(Note 6)			55		dB
Multiplying Signal-to-Noise Plus	011.1.5	VREFH = 2.5Vp-p at	1kHz		65		
Distortion	SINAD	V <sub>REFH</sub> = 2.5V <sub>P-P</sub> at	10kHz		52		dB
Multiplying Bandwidth		V <sub>REFH</sub> = 0.5V <sub>P-P</sub> , 30			325		kHz
Reference Feedthrough		V <sub>REFH</sub> = 2.5V <sub>P-P</sub> at	10kHz (Note 7)		88		dB
Clock Feedthrough		_			2.5		nVs
Output Noise	eN				800		nV/√Hz
Power-Up Time	tsdr	From power-down st	tate		4		μs
Power-Down Time	tsdn				1.5		μs
INTERFACE PORTS (SCL, SDA)	•			•			•
January Malkana	VIL					0.3 x V <sub>DD</sub>	
Input Voltage	VIH			0.7 x V <sub>DD</sub>			V
Input Hysteresis	V <sub>HYS</sub>				0.05 x V <sub>DD</sub>		V
Input Current	I <sub>IN</sub>					±1	μΑ
Input Capacitance	CIN				5		рF
POWER SUPPLIES							
Power-Supply Voltage	$V_{DD}$			2.70		5.25	V
		I <sub>LOAD</sub> = 0, digital	Normal operation		0.8	1.3	
Supply Current	IDD	inputs at GND or VDD	During nonvolatile write			2	mA
Power-Down Current						25	μΑ

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = +2.7V \text{ to } +5.25V, \text{ GND} = 0, \text{ REFH}\_ = V_{DD}, \text{ REFL}\_ = \text{GND}, \text{ R}_{LOAD} = 5k\Omega, \text{ C}_{L} = 100pF, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DD} = +3.0V$  and  $V_{DD} = +3.0V$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL TIMING (Figure 4, Note	8)		<u> </u>			
SCL Clock Frequency	fscl				400	kHz
Setup Time for START Condition	tsu:sta		0.6			μs
Hold Time for START Condition	thd:Sta		0.6			μs
SCL High Time	thigh		0.6			μs
SCL Low Time	tLOW		1.3			μs
Data Setup Time	tsu:DAT		100			ns
Data Hold Time	thd:dat		0		0.9	μs
SDA, SCL Rise Time	t <sub>R</sub>				300	ns
SDA, SCL Fall Time	tF				300	ns
Setup Time for STOP Condition	tsu:sto		0.6			μs
Bus Free Time Between a STOP and START Condition	t <sub>BUF</sub>		1.3			μs
Pulse Width of Spike Suppressed	tsp				50	ns
Maximum Capacitive Load for Each Bus Line	СВ	(Note 9)		400		pF
Write NV Register Busy Time		(Note 10)			15	ms
NONVOLATILE MEMORY RELIA	BILITY		•			
Data Retention		T <sub>A</sub> = +85°C		50		Years
Endurance		T <sub>A</sub> = +25°C		200,000		Ctoros
Endurance		T <sub>A</sub> = +85°C		50,000		Stores


- **Note 1:** All devices are 100% production tested at  $T_A = +25$ °C. All temperature limits are guaranteed by design.
- Note 2: Guaranteed monotonic.
- Note 3: Gain error is defined as:

$$\frac{256 \times (V_{F0,Meas} - ZCE - V_{F0,Ideal})}{V_{REFH\_}}$$

- where  $V_{F0,Meas}$  is the DAC voltage with input code F0 hex and  $V_{F0,Ideal}$  is the ideal DAC voltage with input code F0 hex or  $(V_{REFH} V_{REFL}) \times (240 / 256) + V_{REFL}$ .
- **Note 4:** The device draws higher supply current when the digital inputs are driven with voltages between (V<sub>DD</sub> 0.5V) and (GND + 0.5V). See Supply Current vs. Digital Input Voltage in the *Typical Operating Characteristics*.
- Note 5: Output settling time is measured from the 50% point of the rising edge of the last SCL of the data byte to 0.5 LSB of OUT\_'s final value for a code transition from 10 hex to F0 hex.
- Note 6: Crosstalk is defined as the coupling from a DAC switching from code 00 hex to code FF hex to any other DAC that is in a steady state at code 00 hex.
- **Note 7:** Reference feedthrough is defined as the coupling from one driven reference with input code = FF hex to any other DAC output with the reference of the DAC at a constant value and input code = 00 hex.
- **Note 8:** SCL clock period includes rise and fall times  $t_R$  and  $t_F$ . All digital input signals are specified with  $t_R = t_F = 2$ ns and timed from a voltage level of  $(V_{IL} + V_{IH}) / 2$ .
- **Note 9:** An appropriate bus pullup resistance must be selected depending on board capacitance. Refer to the document linked to this web address: www.semiconductors.philips.com/acrobat/literature/9398/39340011.pdf.
- Note 10: The busy time begins from the initiation of the stop pulse.


## Typical Operating Characteristics


 $(V_{DD} = +3V, V_{REFH\_} = +3V, V_{REFL\_} = GND, R_L = 5k\Omega, C_L = 100pF, T_A = +25^{\circ}C, unless otherwise noted.)$ 





## Typical Operating Characteristics (continued)


 $(V_{DD} = +3V, V_{REFH\_} = +3V, V_{REFL\_} = GND, R_L = 5k\Omega, C_L = 100pF, T_A = +25^{\circ}C, unless \ otherwise \ noted.)$ 













**SUPPLY CURRENT** 





A:  $V_{DD} = 5V$ ,  $V_{REFH} = 4.096V$ , CODE = FFh B:  $V_{DD} = 5V$ ,  $V_{REFH} = 4.096V$ , CODE = 00h C:  $V_{DD} = 3V$ ,  $V_{REFH} = 2.5V$ , CODE = FFh D:  $V_{DD} = 3V$ ,  $V_{REFH} = 2.5V$ , CODE = 00h


## Typical Operating Characteristics (continued)


 $(V_{DD} = +3V, V_{REFH\_} = +3V, V_{REFL\_} = GND, R_L = 5k\Omega, C_L = 100pF, T_A = +25^{\circ}C, unless otherwise noted.)$ 
























## Typical Operating Characteristics (continued)

 $(V_{DD} = +3V, V_{REFH\_} = +3V, V_{REFL\_} = GND, R_L = 5k\Omega, C_L = 100pF, T_A = +25^{\circ}C, unless otherwise noted.)$ 



## Pin Description

PI	N		
MAX5115	MAX5116	NAME	FUNCTION
1	2	A2	Address Select 2. Connect to V <sub>DD</sub> or GND to set the device address.
2	3	A1	Address Select 1. Connect to V <sub>DD</sub> or GND to set the device address.
3	4	A0	Address Select 0. Connect to V <sub>DD</sub> or GND to set the device address.
4	_	REFH1	DAC1 High Reference Input. REFH1 must be equal to or greater than REFL1.
5	_	REFL1	DAC1 Low Reference Input. REFL1 must be equal to or less than REFH1.
6	6	OUT1	DAC1 Output. OUT1 is buffered with a unity-gain amplifier.
7		REFH2	DAC2 High Reference Input. REFH2 must be equal to or greater than REFL2.
8		REFL2	DAC2 Low Reference Input. REFL2 must be equal to or less than REFH2.
9	7	OUT2	DAC2 Output. OUT2 is buffered with a unity-gain amplifier.
10	8	GND	Ground
11	10	OUT3	DAC3 Output. OUT3 is buffered with a unity-gain amplifier.
12		REFL3	DAC3 Low Reference Input. REFL3 must be equal to or less than REFH3.
13		REFH3	DAC3 High Reference Input. REFH3 must be equal to or greater than REFL3.
14	11	OUT0	DAC0 Output. OUT0 is buffered with a unity-gain amplifier.
15	_	REFL0	DAC0 Low Reference Input. REFL0 must be equal to or less than REFH0.
16	_	REFH0	DAC0 High Reference Input. REFH0 must be equal to or greater than REFL0.
17	14	SCL	Serial-Clock Input. Connect SCL to $V_{DD}$ through a 2.4k $\Omega$ pullup resistor.
18	15	$V_{\mathrm{DD}}$	Positive-Power Input. Connect V <sub>DD</sub> to a +2.7 to +5.25V power supply. Bypass V <sub>DD</sub> to GND with a 0.1µF
			capacitor as close to the device as possible.
19	16	SDA	Serial Data Input/Output. Connect SDA to V <sub>DD</sub> through a 2.4kΩ pullup resistor.
20	1	A3	Address Select 3. Connect to V <sub>DD</sub> or GND to set the device address.
	5	N.C.	No Connection. Not internally connected.
_	9	MUTE	Active-Low Mute Input. Connect MUTE low to drive all DAC outputs to their respective reference low voltages. Connect MUTE to V <sub>DD</sub> for normal operation.
_	12	REFL	DAC Low Reference Input. REFL must be equal to or less than REFH.
_	13	REFH	DAC High Reference Input. REFH must be equal to or greater than REFL.




Figure 1. MAX5115 Functional Diagram




Figure 2. MAX5116 Functional Diagram

### **Detailed Description**

The MAX5115/MAX5116 8-bit DACs feature internal, nonvolatile registers that store the DAC states for initialization during power-up. These devices consist of resistor-string DACs, rail-to-rail output buffers, a shift register, power-on reset (POR) circuitry, and volatile and nonvolatile memory registers (Figures 1 and 2). The shift register decodes the control and address bits, routing the data to the proper registers. Writing data to a selected volatile register immediately updates the DAC outputs.

The volatile registers retain data as long as the device is powered. Removing power clears the volatile registers. The nonvolatile registers retain data even after power is removed. On startup, when power is first applied, data from the nonvolatile registers is transferred to the volatile registers to automatically initialize the device. Read data from the nonvolatile or volatile registers using the 2-wire serial interface.

### **DAC Operation**

The MAX5115/MAX5116 use a DAC matrix decoding architecture that saves power. A resistor string divides the difference between the external reference voltages, VREFH\_ and VREFL\_. Row and column decoders select the appropriate tap from the resistor string, providing the equivalent analog voltage. The resistor string presents a code-independent input impedance to the reference and guarantees a monotonic output. Figure 3 shows a simplified diagram of one DAC.

#### **Output Buffer Amplifiers**

The MAX5115/MAX5116 analog outputs are internally buffered by a precision unity-gain amplifier. The outputs swing from GND to V<sub>DD</sub> with a V<sub>REFL</sub>-to-V<sub>REFH</sub> output transition. The amplifier outputs typically settle to  $\pm 0.5$  LSB in 8µs when loaded with 5k $\Omega$  in parallel with 100pF.




Figure 3. DAC Simplified Circuit Diagram

### **DAC Registers**

The MAX5115/MAX5116 feature two registers per DAC, a volatile and a nonvolatile register, that store the DAC data. The volatile DAC register holds the current value of each DAC. Write data to the volatile registers directly from the 2-wire serial interface or by loading the previously stored data from the respective nonvolatile register. Clear the volatile registers by removing power to the device. The volatile registers are read/write.

The nonvolatile register retains the DAC values even after power is removed. Read stored data using the 2-wire serial interface. On power-up, the devices automatically initialize with data stored in the nonvolatile registers. The nonvolatile registers are read/write and programmed to all zeros at the factory.




Figure 4. 2-Wire Serial-Interface Timing Diagram

### Serial Interface

The MAX5115/MAX5116 feature an I²C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). SDA and SCL facilitate bidirectional communication between the MAX5115/MAX5116 and the master at rates up to 400kHz (Figure 4). The master (typically a microcontroller) initiates data transfer on the bus and generates SCL. SDA and SCL require pullup resistors (2.4k $\Omega$  or greater; see the *Typical Operating Circuit*). Optional resistors (24 $\Omega$ ) in series with SDA and SCL protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot of the bus signals.

#### I<sup>2</sup>C Compatibility

The MAX5115/MAX5116 are compatible with existing I<sup>2</sup>C systems. SCL and SDA are high-impedance inputs; SDA has an open-drain output. The *Typical Operating Circuit* shows an I<sup>2</sup>C application. The communication protocol supports standard I<sup>2</sup>C 8-bit communications. The general call address is ignored, and CBUS formats are not supported. The devices' addresses are compatible with 7-bit I<sup>2</sup>C addressing protocol only. No 10-bit address formats are supported.

#### Bit Transfer

One data bit transfers during each SCL rising edge. Nine clock cycles are required to transfer the data into or out of the MAX5115/MAX5116. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are read as control signals (see the *START and STOP Conditions* section). Both SDA and SCL idle high.




Figure 5. START and STOP Conditions

### **START and STOP Conditions**

The master initiates a transmission with a START condition (S), a high-to-low transition on SDA with SCL high. The master terminates a transmission with a STOP condition (P), a low-to-high transition on SDA while SCL is high (Figure 5). A START condition from the master signals the beginning of a transmission to the MAX5115/MAX5116. The master terminates transmission by issuing a STOP condition. The STOP condition frees the bus. If a REPEATED START condition (Sr) is generated instead of a STOP condition, the bus remains active.

#### **Early STOP Conditions**

The MAX5115/MAX5116 recognize a STOP condition at any point during transmission except if a STOP condition occurs in the same high pulse as a START condition (Figure 6). This condition is not a legal I<sup>2</sup>C format.

#### **REPEATED START Conditions**

A REPEATED START (Sr) condition is used when the bus master is writing to several I<sup>2</sup>C devices and does not want to relinquish control of the bus. The MAX5115/MAX5116 serial interface supports continuous write operations with an Sr condition separating them. Continuous read operations require Sr conditions because of the change in direction of data flow.

### Acknowledge Bit (ACK) and Not-Acknowledge Bit (NACK)

Successful data transfers are acknowledged with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX5115/MAX5116 (slave) generate acknowledge bits. To generate an acknowledge, the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse (Figure 7). To generate a not acknowledge, the receiver allows SDA to be pulled




Figure 6. Early STOP Conditions

high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.

Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer happens if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the master should reattempt communication at a later time.

#### **Slave Address**

A master initiates communication with a slave device by issuing a START condition followed by a slave address (Figure 8). The slave address consists of 7 address bits and a read/write bit (R/ $\overline{W}$ ). When idle, the device continuously waits for a START condition followed by its slave address. When the device recognizes its slave address, it acquires the data byte and executes the command. The first 3 bits (MSBs) of the slave address have been factory programmed and are always 010. Connect A3-A0 to VDD or GND to program the remaining 4 bits of the slave address. The least significant bit (LSB) of the address byte (R/W) determines whether the master is writing to or reading from the MAX5115/MAX5116. ( $R/\overline{W} = 0$  selects a write condition.  $R/\overline{W} = 1$  selects a read condition.) After receiving the address, the MAX5115/MAX5116 (slave) issues an acknowledge by pulling SDA low for one clock cycle.




Figure 7. Acknowledge and Not-Acknowledge Bits




Figure 8. Slave Address Byte




Figure 9. Example Read Word Data Sequence

### Write Cycle

The write command requires 27 clock cycles. In write mode ( $R/\overline{W}=0$ ), the command byte that follows the address byte controls the MAX5115/MAX5116 (Table 1). For a write function, set bits C7 and C6 to zero. Set bits C5 and C4 to select the volatile or nonvolatile register (Table 2). Set bits C3–C0 to select the respective DAC register (Table 3). The registers update on the rising edge of the 26th SCL pulse. Prematurely aborting the write cycle does not update the DAC. See Table 4 for a summary of the write commands.

#### Read Cycle

A read command requires 36 clock cycles. In read mode, the MAX5115/MAX5116 send the contents of the volatile and nonvolatile registers to the bus. Reading a register requires a REPEATED START (Sr) condition. To

read a register first, write a read command ( $R/\overline{W}=0$ , Figure 9). Set the most significant 2 bits of the command byte to 10 (C7 = 1 and C6 = 0). Set bits C5 and C4 to read from either the volatile or nonvolatile register (Table 5). Set bits C3–C0 to select the desired DAC register (Table 6). After the command byte, send a (Sr) condition followed by the address of the device ( $R/\overline{W}=1$ ). The MAX5115/MAX5116 then acknowledge and send the data on the bus.

#### **Mute/Power-Down Mode**

The MAX5115/MAX5116 feature software-controlled mute and power-down modes for each DAC. The power-down mode places the DAC output in a high-impedance state and reduces quiescent-current consumption (25µA (max) with all DACs powered-down).

**Table 1. Write Operation** 

	\RT			Al	DDF	RES	S B	YTE				С	OMI	MAN	ID B	BYT	E					D.	ATA	BY	TE				STOP
	STA								R/W		C 7	C 6	C 5	C 4	C 3	C 2	C 1	C 0		D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0		STOP
Master SDA	S	0	1	0	A 3	A 2	A 1	A 0	0		C 7	C 6	N V	٧	R 3	R 2	R 1	R 0					D7-	-D0					Р
Slave SDA										A C K									A C K									A C K	

Table 2. Volatile and Nonvolatile Write Selection

NONVOLATILE (NV)	VOLATILE (V)	FUNCTION
0	0	Transfer data from NVREG_ to VREG_
0	1	Write to VREG_
1	0	Write to NVREG_
1	1	Write to NVREG and VREG_

**Table 3. DAC Write Selection** 

R3	R2	R1	R0	FUNCTION
0	0	0	0	DAC0
0	0	0	1	DAC1
0	0	1	0	DAC2
0	0	1	1	DAC3
1	1	1	1	All DACs*

<sup>\*</sup>This option is only valid for a write to all volatile registers.

**Table 4. Write-Command Summary** 

COMMAND	S T A	RESS TE	A C		(	COM	IMA	ND E	ЗҮТ	E		A C	MSI	В	D	ATA	ВҮТ	Έ	ı	_SB	A C	STOP
	R T	R/W	K	C 7	C 6	C 5	C 4	C 3	C 2	C 1	C 0	K	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	K	
Write VREG_	S	0		0	0	0	1	R 3	R 2	R 1	R 0					D7-	-D0					Р
Write All VREG_*	S	0		0	0	0	1	1	1	1	1					D7-	-D0					Р
Write NVREG_	S	0		0	0	1	0	R 3	R 2	R 1	R 0					D7-	-D0					Р
Write VREG_ and NVREG_	S	0		0	0	1	1	R 3	R 2	R 1	R 0					D7-	-D0					Р
Transfer NVREG_ to VREG_	S	0		0	0	0	0	R 3	R 2	R 1	R 0						_					Р

<sup>\*</sup>This option is only valid for a write to all volatile registers.

Mute drives the selected DAC output to the corresponding REFL\_ voltage. The volatile DAC registers retain data and the output returns to its previous state when mute is disabled. The MAX5116 also features an asynchronous MUTE input that mutes all DACs simultaneously.

The volatile and nonvolatile registers remain active while the MAX5115/MAX5116 are in mute and power-down modes. Writing to or reading from the volatile or nonvolatile registers does not remove the MAX5115/MAX5116 from mute or power-down mode. Writing or transferring data to the volatile registers while the

device is muted or powered down updates the DAC outputs to the new state upon exiting mute or power-down mode.

### Mute/Power-Down Register and Operation

Separate nonvolatile and volatile control registers store and update the state of the mute/power-down mode for each DAC. Tables 7 and 8 show how to access and control each register. Register access is gained by setting control bits C3–C0 to 0100. Bits C5 and C4 indicate whether the nonvolatile or volatile control register is accessed. The volatile register maintains data while

# Table 5. Volatile and Nonvolatile Read Selection

NONVOLATILE (NV)	VOLATILE (V)	FUNCTION
0	1	Read from VREG_
1	0	Read from NVREG_

#### **Table 6. DAC Read Selection**

R3	R2	R1	R0	FUNCTION
0	0	0	0	DAC0
0	0	0	1	DAC1
0	0	1	0	DAC2
0	0	1	1	DAC3

Table 7. Mute/Power-Down Operation

COMMAND	S T A R	T BYTE					A C K		С	ОМ	MA	ND	вүт	E		A C K	MS	SB	DATA BYTE		TA BYTE LSB					A C K	STOP	
	T		R/W	Α.	C 7	C 6	C 5	C 4	C 3	C 2	C 1	0 0	ı,	D 7	D 6	D 5	D 4	D 3		D [		0 D	K					
Write VCTL	S		0		0	0	0	1	0	1	0	0		Control register*						ter*				Р				
Write NVCTL	S		0		0	0	1	0	0	1	0	0		Control register*					ter*				Р					
Write VCTL and NVCTL	S		0		0	0	1	1	0	1	0	0		Control register*						Control register*					Р			
Transfer NVCTL to VCTL	S		0		0	0	0	0	0	1	0	0		Control register*					Control register*							Р		

<sup>\*</sup>See Mute/Power-Down Control Register (Table 8).

### **Table 8. Mute/Power-Down Control Register**

		BIT IN REGISTER											
	D7 (MSB)	D6	D5	D4	D3	D2	D1	D0 (LSB)					
CONTROLLING FUNCTION	Mute DAC3	Mute DAC2	Mute DAC1	Mute DAC0	Power-down DAC3	Power-down DAC2	Power-down DAC1	Power-down DAC0					

the device remains powered. The nonvolatile register maintains data even after power is removed. The MAX5115/MAX5116 start up (power first applied) by transferring the mute/power-down from the nonvolatile to the volatile control register. The nonvolatile control register is set to 00 hex at the factory.

#### **Power-On Reset**

Power-on reset (POR) circuitry controls the initialization of the MAX5115/MAX5116. A power-on reset loads the volatile registers with the data stored in the nonvolatile registers.

This initialization period takes 500µs (typ). During this time, the DAC outputs are held in mute mode. At the completion of the initialization period, the DAC outputs update in accordance with the configuration register.

#### **DAC Data**

The 8-bit DAC data is decoded as offset binary, MSB first, with 1 LSB = (VREFH\_- VREFL\_) / 256, and converted into the corresponding analog voltage as shown in Table 9.

## Applications Information

### **DAC Linearity and Offset Voltage**

The output buffer can have a negative input offset voltage that would normally drive the output negative, but with no negative supply, the output remains at GND (Figure 10). Determine linearity using the end-point method, measuring between code 10 (0A hex) and code 240 (F0 hex) after calibrating the offset and gain error (Figure 10).

### **External Voltage Reference**

The MAX5115 features two reference inputs for each DAC (REFH\_ and REFL\_). The MAX5116 uses a single reference for all four DACs (REFH and REFL). REFH\_ sets the full-scale voltage, while REFL\_ sets the zero code output. The MAX5115 has a 460k $\Omega$  typical input impedance that is independent of the code. The MAX5116 has a 115k $\Omega$  typical input impedance that is independent of the code.

### **Power Sequencing**

The voltage applied to REFH\_ and REFL\_ should not exceed VDD at any time. If proper power sequencing is not possible, connect an external Schottky diode between REFH\_, REFL\_, and VDD to ensure compliance with the absolute maximum ratings. Do not apply signals to the digital inputs before the device is fully powered.

### Power-Supply Bypassing and Ground Management

Digital or AC transient signals on GND can create noise at the analog output. Return GND to the highest-quality ground available. Bypass  $V_{DD}$  with a  $0.1\mu F$  capacitor, located as close to the device as possible. Bypass REFH\_ and REFL\_ to GND with  $0.1\mu F$  capacitors. Careful PC board ground layout minimizes crosstalk between the DAC outputs and digital inputs.

**Table 9. Unipolar Code Output Voltage** 

DAC CODE	OUTPUT VOLTAGE (V)
1111 1111	255×(V <sub>REFH</sub> V <sub>REFL</sub> _) 256 + V <sub>REFL</sub> _
1000 0000	128×(V <sub>REFH</sub> - V <sub>REFL</sub> + V <sub>REFL</sub>
0000 0001	(V <sub>REFH</sub> - V <sub>REFL</sub> ) + V <sub>REFL</sub>
0000 0000	V <sub>REFL</sub>






Figure 10. Effect of Negative Offset (Single Supply)

## **Typical Operating Circuit**



## Pin Configurations




## **Chip Information**

TRANSISTOR COUNT: 40,209


PROCESS: BiCMOS


## **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



	INCH	ES	MILLIMETERS						
MIG	MIN	MAX	MIN	MAX					
Α	.053	.069	1.35	1.75					
A1	.004	.010	.102	.254					
A2	.049	.065	1.245	1.651					
В	.008	.012	0.20	0.30					
С	.0075	.0098	0.191	0.249					
D		RIATION	2						
E	.150	.157	3,81	3,99					
е	.025	BSC	0.635 BSC						
Н	.230	.244	5.84	6.20					
h	.010	.016	0.25	0.41					
L	.016	.035	0.41	0.89					
N	SEE VARIATIONS								
α	0*	8*	0,	8*					





#### VARIATIONS:

	INCHE	S	MILLIM			
	MIN.	MAX.	MIN.	MAX.	Ν	
D	.189	.196	4.80	4.98	16	ΑВ
S	.0020	.0070	0.05	0.18		
D	.337	.344	8.56	8.74	20	ΑD
S	.0500	.0550	1,270	1,397		
D	.337	.344	8.56	8.74	24	ΑE
S	.0250	.0300	0.635	0.762		
D	.386	.393	9.80	9.98	28	AF
S	.0250	.0300	0.635	0.762		

#### NOTES:

- 1). D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
  2). MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .006" PER SIDE.
- 3). CONTROLLING DIMENSIONS: INCHES.
  4). MEETS JEDEC MO137.



PACKAGE OUTLINE, QSOP .150", .025" LEAD PITCH

DOCUMENT CONTROL NO. APPROVAL

FEV. 21-0055

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.